



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/713,754	11/13/2003	Bruce W. McGaughy	10585-018-999	1629

24341 7590 05/26/2006

MORGAN, LEWIS & BOCKIUS, LLP.
2 PALO ALTO SQUARE
3000 EL CAMINO REAL
PALO ALTO, CA 94306

EXAMINER

PIERRE LOUIS, ANDRE

ART UNIT PAPER NUMBER

2123

DATE MAILED: 05/26/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/713,754	MCGAUGHY ET AL.	
	Examiner	Art Unit	
	Andre Pierre-Louis	2123	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on ____.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-33 is/are pending in the application.
- 4a) Of the above claim(s) ____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) ____ is/are allowed.
- 6) ☒ Claim(s) 1-33 is/are rejected.
- 7) ☐ Claim(s) ____ is/are objected to.
- 8) ☐ Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 13 November 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. ____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. ____. |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>6/21/2004</u> . | 6) <input type="checkbox"/> Other: ____. |

DETAILED ACTION

1. Claims 1-33 have been presented for examination.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

2.0 Claims 1-33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tcherniaev et al. (U.S. Patent No. 6,577,992), in view of Zhou et al. (U.S. Patent 6,807,520).

2.1 In considering the independent claims 1, 12, and 23, Tcherniaev et al. substantially teaches a method of simulating a circuit, in particular the steps of: representing the circuit as a hierarchically arranged set of branches, including a root

Art Unit: 2123

branch and a plurality of other branches logically organized in a graph (*fig. 1-3, 6-7, 16-17 & their description, also col. 1 line 7-col. 5 line 63 and col. 13 line 7-col. 17 line 2*); the hierarchically arranged set of branches including a first branch that includes one or more driver leaf circuits and a second branch that includes one or more receiver leaf circuits (*fig. 1-3, 6-7, 16-17 & their description, also col. 1 line 7-col. 5 line 63 and col. 13 line 7-col. 17 line 2*); wherein the first branch and second branch are interconnected in the graph through a third branch at a higher hierarchical level in the graph than the first and second branches (*fig. 1-3, 6-7, 16-17 & their description, also col. 1 line 7-col. 5 line 63 and col. 13 line 7-col. 17 line 2*); and simulating operation of the one or more driver leaf circuits and the one or more receiver leaf circuits, together, without simulating operation of the third branch to determine a first set of changes in signal conditions shared by the one or more driver leaf circuits and the one or more receiver leaf circuits (*fig. 1-3, 6-7, 16-17 & their description, also col. 1 line 7-col. 5 line 63 and col. 13 line 7-col. 17 line 2*). Although Tcherniaev et al. does clearly state the term rate of change of signal, he teaches a simulating over certain period of time and obtaining node voltages at specific time (*see col. 1 line 7-col. 5 line 63*). Nevertheless, Zhou et al. substantially teaches the term change of signal (*see fig. 9 & its description*). Tcherniaev et al. are analogous art because they are from the same field of endeavor and that the method and apparatus teach by Tcherniaev et al. is similar to that of the Zhou et al. Therefore, it would have been obvious to one ordinary skilled in the art at the time of the applicant's invention to combine the simulation method and system of Zhou et al. with the hierarchical data circuit simulation of

Art Unit: 2123

Tcherniaev et al. because Zhou et al. teaches the advantage of producing accuracy results (*col.2 lines 14-41*), and Zhou et al. further teaches a simulation with simplified matrix computations and reduced amount of memory required to perform circuit simulation (*see col.2 lines 22-59*).

2.2 With regards to claims 2,13, and 24, the combined teachings of Tcherniaev et al. and Zhou et al. teach that the simulating includes storing the first set of changes in signal conditions in a port connectivity interface and conveying the first set of changes in signal conditions from the one or more driver leaf circuits to the one or more receiver leaf circuits via the port connectivity interface (*see Zhou et al. fig.1, 9-10 & their description, col.1 line 24-col.3 line 21; also col.13 lines 2-6*); also see *Tcherniaev et al. figures & their description*).

2.3 Regarding claims 3,14, and 25, the combined teachings of Tcherniaev et al. and Zhou et al. teach that the port connectivity interface is generated dynamically upon detecting a set of triggering conditions during simulation (*see Zhou et al. fig.1-2, 4-5, 9-10 & their description, col.1 line 24-col.3 line 21, also col.13 line 7-col.14 line 5*); also see *Tcherniaev et al. figures & their description*).

2.4 As per claims 4,15, and 26, the combined teachings of Tcherniaev et al. and Zhou et al. teach that the port connectivity interface comprises: a set of input vectors for referencing to a set of input ports of the one or more receiver leaf circuits (*see Zhou et al. fig.1-2, 4-5, 8-10 & their description, col.1 line 24-col.3 line 21*), also see *Tcherniaev et al. figures & their description*); a set of output vectors for referencing to a set of output ports of the one or more driver

Art Unit: 2123

leaf circuits (see *Zhou et al. fig.1-2, 4-5, 8-10 & their description, col.1 line 24-col.3 line 21*), also see *Tcherniaev et al. figures & their description*); a set of load vectors for referencing to a set of loads of the one or more driver leaf circuits (see *Zhou et al. fig.1-2, 4-5, 8-10 & their description, col.1 line 24-col.3 line 21*), also see *Tcherniaev et al. figures & their description*); and an array of storage elements for storing information associating the set of loads to the set of input ports (see *Zhou et al. fig.1-2, 4-5, 8-10 & their description, col.1 line 24-col.3 line 21 and col.13 line 7-col.17 line 50*), also see *Tcherniaev et al. figures & their description*).

2.5 Regarding claims 5,16, and 27, the combined teachings of Tcherniaev et al. and Zhou et al. teach that conveying the first set of changes in signal conditions comprises: monitoring the first set of changes in signal conditions at each output port of the one or more driver leaf circuits (see *Zhou et al. fig.1-2, 4-5, 8-10 & their description, col.1 line 24-col.3 line 21; also col.13 line 7-col.17 line 50*), also see *Tcherniaev et al. figures & their description*); and if the first set of changes in signal conditions exceed a first set of predefined tolerance parameters, communicating the first set of signal changes from the output ports of the one or more driver leaf circuits to the input ports of the one or more receiver leaf circuits through the port connectivity interface (see *Zhou et al. fig.1-2, 4-5, 8-10 & their description, col.1 line 24-col.3 line 21; also col.13 line 7-col.17 line 50*), also see *Tcherniaev et al. figures & their description*).

2.6 As per claims 6,17, and 28, the combined teachings of Tcherniaev et al. and Zhou et al. teach that the first set of changes of signal conditions at

Art Unit: 2123

each output port of the one or more driver leaf circuits comprises: a voltage of the output port (see Zhou et al. fig. 1-5 & their description, col. 1 line 24-col. 3 line 21, also col. 13 line 7-col. 17 line 50), also see Tcherniaev et al. figures & their description); a rate of change of voltage of the output port (see Zhou et al. fig. 1-5 & their description, col. 1 line 24-col. 3 line 21, also col. 13 line 7-col. 17 line 50), also see Tcherniaev et al. figures & their description); and a time stamp at which the changes of signal conditions occur (see Zhou et al. fig. 1-5 & their description, col. 1 line 24-col. 3 line 21, also col. 13 line 7-col. 17 line 50), also see Tcherniaev et al. figures & their description).

2.7 With regards to claims 7, 18, and 29, the combined teachings of Tcherniaev et al. and Zhou et al. teach that the step of communicating comprises: identifying input port references coupled to each output port of the one or more driver leaf circuits in accordance with the port connectivity interface (see Zhou et al. fig. 1-5, 8-10 & their description, col. 1 line 24-col. 3 line 21, also col. 13 line 7-col. 17 line 50), also see Tcherniaev et al. figures & their description); identifying each input port of the one or more receiver leaf circuits that correspond to the input port references; and transmitting the first set of changes in signal conditions from the one or more driver leaf circuits to the one or more receiver leaf circuits (see Zhou et al. fig. 1-5, 8-10 & their description, col. 1 line 24-col. 3 line 21, also col. 13 line 7-col. 17 line 50), also see Tcherniaev et al. figures & their description).

2.8 Regarding claims 8, 19, and 30, the combined teachings of Tcherniaev et al. and Zhou et al. teach the step of storing a second set of

Art Unit: 2123

changes in signal conditions in the port connectivity interface and conveying the second set of changes in signal conditions from the one or more receiver leaf circuits to the one or more driver leaf circuits via the port connectivity interface (see Zhou et al. fig.1-5, 8-10 & their description, col.1 line 24-col.3 line 21, also col.13 line 7-col.17 line 50), also see Tcherniaev et al. figures & their description).

2.9 As per claims 9,20, and 31, the combined teachings of Tcherniaev et al. and Zhou et al. teach that conveying the second set of changes in signal conditions comprises: monitoring the second set of signal changes at each input port of the one or more receiver leaf circuits (see Zhou et al. fig.1-2, 4-5, 8-10 & their description, col.1 line 24-col.3 line 21; also col.13 line 7-col.17 line 50), also see Tcherniaev et al. figures & their description); and if the second set of changes in signal conditions exceed a second set of predefined tolerance parameters, communicating the second set of signal changes from input ports of the one or more receiver leaf circuits to output ports of the one or more driver leaf circuits via the port connectivity interface (see Zhou et al. fig.1-2, 4-5, 8-10 & their description, col.1 line 24-col.3 line 21; also col.13 line 7-col.17 line 50), also see Tcherniaev et al. figures & their description).

2.10 With regards to claims 10,21, and 32, the combined teachings of Tcherniaev et al. and Zhou et al. teach that the second set of signal changes at each input port of the receiver leaf circuit comprises: a current of the input port (see Zhou et al. fig.1-5 & their description, col.1 line 24-col.3 line 21, also col.13 line 7-col.17 line 50), also see Tcherniaev et al. figures & their description); a capacitance of the input port (see Zhou et al. fig.1-5 & their description, col.1 line

Art Unit: 2123

24-col.3 line 21, also col.13 line 7-col.17 line 50), also see Tcherniaev et al. figures & their description); and a time stamp at which the second set of changes of signal conditions occur (see Zhou et al. fig.1-5 & their description, col.1 line 24-col.3 line 21, also col.13 line 7-col.17 line 50), also see Tcherniaev et al. figures & their description).

2.11 Regarding claims 11,22, and 33, the combined teachings of Tcherniaev et al. and Zhou et al. teach that that the step of communicating comprises: identifying load references coupled to each input port of the one or more receiver leaf circuits in accordance with the port connectivity interface (see Zhou et al. fig.1-5, 8-10 & their description, col.1 line 24-col.3 line 21, also col.13 line 7-col.17 line 50), also see Tcherniaev et al. figures & their description); identifying each output port of the one or more driver leaf circuits corresponding to the identified load references (see Zhou et al. fig.1-5, 8-10 & their description, col.1 line 24-col.3 line 21, also col.13 line 7-col.17 line 50), also see Tcherniaev et al. figures & their description); and transmitting the second set of signal changes from the one or more receiver leaf circuits to the one or more driver leaf circuit via the port connectivity interface (see Zhou et al. fig.1-5, 8-10 & their description, col.1 line 24-col.3 line 21, also col.13 line 7-col.17 line 50), also see Tcherniaev et al. figures & their description).

Conclusion

3. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Art Unit: 2123

3.1 Morgan (U.S. Patent No. 6,083,271) teaches a method and apparatus for specifying multiple power domains in electronic circuit designs.

3.2 Bonitz (U.S. Patent No. 6,237,126) teaches an electrical analysis of integrated circuits.


4. Claims 1-33 are rejected and this action is non-final. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Andre Pierre-Louis whose telephone number is 571-272-8636. The examiner can normally be reached on Mon-Fri, 8:00AM-4:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Paul L. Rodriguez can be reached on 571-272-3753. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

May 17, 2006

APL


Paul L. Rodriguez
Primary Examiner
Art Unit 2123
5/23/06